Abstract -We demonstrate for the first time full-scale integration of top-pinned perpendicular MTJ on 300 mm wafer using CMOS-compatible processes for spin-orbit torque (SOT)-MRAM architectures. We show that 62 nm devices with a Wbased SOT underlayer have very large endurance (> 5x10 10 ), sub-ns switching time of 210 ps, and operate with power as low as 300 pJ.
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Introduction: The introduction of non-volatility (NV) at the cache level in advance logic nodes is sought as it would lead to a large decrease of the power consumption of microprocessors. Among NV memory technologies, spin-transfer torque (STT) MRAM has gained a lot of attention due to its scalability, low power and high speed, as well as compatibility with scaled CMOS processes and voltages. Despite all these advantages, STT-MRAM cannot operate reliably at ns and sub-ns scales due to large incubation delays [1, 2] , making it an unsuitable solution to tackle L1/2 SRAM cache replacement. In addition, the shared read/write path can impair the read reliability, while the write current can impose severe stress on the MTJ, leading to time dependent degradation of the memory cell. To mitigate these issues, spin-orbit torque (SOT)-MRAM has been recently proposed [2, 3] . SOT induces switching of the free layer (FL) of the MTJ by injecting an in-plane current in an adjacent SOT layer, typically with the assistance of a static in-plane magnetic field [2] . This enables a three terminal MTJ-based concept that isolates the read/write path ( Fig. 1) , significantly improving the device endurance and read stability. Moreover, due to SOT spin transfer geometry, incubation time is negligible which allows for reliable switching operation at sub-ns timescales [4, 5] . Here, we report the first successful integration of SOT-MTJ cells on 300 mm wafers using CMOS-compatible processes. We demonstrate low power sub-ns switching and pathways for further optimization. Finally, excellent endurance and absence of electro-migration effect of ultrathin SOT layers are shown.
Integration flow: We used a SOT dedicated mask set in the imec 300 mm fab. The main steps of the integration process are summarized in Fig. 2 : a SOT-MTJ stack is deposited on smooth bottom electrodes (BE), which are fabricated using a tungsten (W) damascene process. The MTJ is top pinned and consist of SOT/CoFeB/MgO/CoFeB/SAF perpendicularly magnetized (PMA) stack, where the SOT layer is W-based. Specific stop etch conditions have been developed to leave the SOT layer intact while patterning the MTJ pillar without producing sidewall shorts across the MgO barrier (Fig. 2c,d) . Subsequently, the SOT layer is etched to form the three terminal device and a dual damascene Cu top electrode (TE) was fabricated to complete the electrical connection (Fig. 2a) .
Stack development: SOTs possess a damping-like term (τDL) attributed to spin Hall and a field-like term (τFL) attributed to interface interactions [2] . Recent work indicates that τDL triggers switching while τFL accelerates it [5] . Charge-to-spin conversion efficiency parameters θDL and θFL are commonly used to compare different SOT metals [2] , and beta-phase W has the largest reported efficiency with θDL = -30% [6] . It is therfore a natural choice to develop our technology using Wβ seed as SOT layer. Since SOT are thickness dependent [2, 6], the first step optimizes the base of the MTJ stack that includes SOT and FL layers as a function of W thickness tW: W(tW)/CoFeB(1nm) /MgO/Cap. In Fig. 3 , we report the FL magnetization (Ms) and effective anisotropy field (Bk), as well as the stack resistivity (ρstack) and θDL dependence on tW, finding optimum properties at ~tW=4 nm, with θDL = -32% (θFL = -10%), in agreement with literature [6] . Above 4 nm, W turns into α-phase, which dramatically reduces θDL (-2%), stack resistivity (from 120 to 40 μΩ.cm), and leads to a perpendicular-to-in-plane magnetic anisotropy transition. We however show the possibility to extend the β-phase and the PMA window while maintaining large θDL by stack engineering W(II) (Fig. 3) . Subsequently, we developed a top-pinned W-MTJ with optimized SAF to minimize offset field Boff at small device dimensions (Fig. 4) . Blanket TMR is 100% and resistance area (RA) is 10 Ω.μm 2 .
Device performances: The TMR, coercivity field Bc, Bk and the thermal stability Δ dependence on the MTJ electrical size (eCD) are resumed Fig. 5 . It shows that our Wβ-MTJ has already very good properties, close to state-of-art top-pinned stacks. SOT track resistance is typically ~330 Ω, equivalent to ρSOT∼140 μΩ.cm, which confirms the excellent stop etch conditions of the MTJ. In the following, we discuss results obtained on devices of eCD = 62 nm, sitting on a 210 nm wide SOT track. We measure a TMR of 90%, Bk > 250 mT, Bc ~100 mT, Boff ~10 mT and Δ~50. Secondly, using the exactly same 62nm device, we evaluate STT and SOT switching performances as a function of voltage pulse length and amplitude (Fig. 6) . STT is measured at 0 external field while SOT switching requires less than 23 mT in-plane field. In STT case, τp is limited to 5ns to avoid breakdown and the critical switching voltage evaluated at 50% probability , % is ~1V to switch both P and AP states, corresponding to an energy of ~ 470 fJ. In comparison, SOT demonstrates reliable switching down to 210 ps with , %~1 V, and 0.7 V at 500 ps. Despite large current densities (currently ~200 MA.cm -2 ), SOT switching is energy wise very favorable with a value as low as 350 fJ at 280 ps. This is due to the current injection geometry and to the low resistance of SOT track. Further reduction in energy at sub-ns can be obtained by current density reduction via design optimization and stack engineering. We finally show that the SOT track is extremely robust by performing endurance measurement on 50 nm device up to 5x10 10 events using 100 ns / 100 MA.cm -2 pulses (Fig. 7) . We continue with electromigration test at 300˚C in the presence of a dc current density of 40 MA.cm -2 without signs of SOT and MTJ degradation. Finally, we resume in table 1 our W-STT and W-SOT device properties and compare them to a Ta-SOT MTJ [4] .
Conclusion:
We demonstrated for the first-time the possibility to fabricate state-of-the-art SOT-MRAM devices using CMOS-compatible, large scale integration processes. The sub-ns switching speed and the low power device performances show that SOT-MRAM has the capacity to tackle SRAM cache replacement. Further research is focused on reducing the current density and field-free switching via SOT layer optimization, stack engineering and device design. Compared to STT, SOT writing is decoupled from TMR reading using 3 terminal geometry, which allows larger cell endurance. SOT converts charge into spin current, perpendicular to the FL, which enables ultra-fast switching. SOT efficiency. For W (black), we have transition from β to α phase at ~4nm with PMA loss and strong θDL decrease above 4nm due to Wα phase, whereas our W(II) process (orange) allows enlarging β-phase window while maintaining large θDL and PMA. 
